It appears you have not yet registered with our community. To register please click here...

 
Go Back [M] > Madshrimps > WebNews
SiFive Acquires USB 2.0 and 3.x IP Portfolio to Strengthen RISC-V SoCs SiFive Acquires USB 2.0 and 3.x IP Portfolio to Strengthen RISC-V SoCs
FAQ Members List Calendar Search Today's Posts Mark Forums Read


SiFive Acquires USB 2.0 and 3.x IP Portfolio to Strengthen RISC-V SoCs
Reply
 
Thread Tools
Old 27th May 2019, 12:23   #1
[M] Reviewer
 
Stefan Mileschin's Avatar
 
Join Date: May 2010
Location: Romania
Posts: 148,769
Stefan Mileschin Freshly Registered
Default SiFive Acquires USB 2.0 and 3.x IP Portfolio to Strengthen RISC-V SoCs

SiFive, one of the world’s leading developers of controllers and SoCs based on the RISC-V instruction set, has acquired USB IP portfolio from Innovative Logic, a silicon IP designer. The move will enable SiFive to integrate competitive USB support into its RISC-V-enabled chips.

Under the terms of the agreement between SiFive and Innovative Logic, the former gets all the USB-related assets of the former that include silicon-proven certified implementations of USB 2.0 as well as ‘next-generation’ USB 3.x IP blocks. The company says that the portfolio includes various implementations, including those that rely on ‘advanced process technology nodes’. The addition of in-house-developed USB IP to SiFive’s RISC-V SoCs will naturally make them more competitive for mainstream applications that rely on this interface .

As part of the deal, SiFive will also hire Innovative Logic’s staff in Bengaluru, India. These employees will continue to develop IP and will therefore strengthen SiFive’s team of engineers, eventually enabling it to address more applications and markets.

The head of Innovative Logic welcomed the transaction and indicated that the combined R&D team will have synergies and will accelerate development of RISC-V-based SoCs.

“We are incredibly proud to join the RISC-V revolution under SiFive’s leadership. The synergy between SiFive’s IP growth strategy and Innovative Logic’s USB IP technology, and the combination of both talented teams will accelerate the delivery of next-generation IPs for upcoming SoC designs.”


https://www.anandtech.com/show/14379...x-ip-portfolio
Stefan Mileschin is offline   Reply With Quote
Reply


Similar Threads
Thread Thread Starter Forum Replies Last Post
Western Digital Reveals SweRV RISC-V Core Stefan Mileschin WebNews 0 6th December 2018 13:22
Apacer Launches 32-Bit SODIMM for Arm & RISC-V Systems Stefan Mileschin WebNews 0 27th November 2018 15:09
RISC OS goes open source with Apache 2.0 license Stefan Mileschin WebNews 0 23rd October 2018 08:04
2018 will be the year of the RISC V Linux processors Stefan Mileschin WebNews 0 11th October 2017 05:33
RISC-V gets weaponised Stefan Mileschin WebNews 0 9th May 2017 05:37
UK plans to strengthen cyber defences Stefan Mileschin WebNews 0 8th July 2013 06:41
TSMC and Cadence Strengthen Collaboration on 16 nm FinFET Process Development Stefan Mileschin WebNews 0 9th April 2013 06:37
The design behind RISC OS 4 and 6 Stefan Mileschin WebNews 0 22nd January 2013 07:28
RISC OS lands on the Raspberry Pi, relives the glory days Stefan Mileschin WebNews 0 7th November 2012 07:05
Rumored DivX support would strengthen Xbox 360's media center capabilities jmke WebNews 0 13th November 2007 11:15

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


All times are GMT +1. The time now is 00:47.


Powered by vBulletin® - Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Content Relevant URLs by vBSEO