It appears you have not yet registered with our community. To register please click here...

 
Go Back [M] > Madshrimps > WebNews
Intel’s EMIB Now Between Two High TDP Die: The New Stratix 10 GX 10M FPGA Intel’s EMIB Now Between Two High TDP Die: The New Stratix 10 GX 10M FPGA
FAQ Members List Calendar Search Today's Posts Mark Forums Read


Intel’s EMIB Now Between Two High TDP Die: The New Stratix 10 GX 10M FPGA
Reply
 
Thread Tools
Old 6th November 2019, 12:21   #1
[M] Reviewer
 
Stefan Mileschin's Avatar
 
Join Date: May 2010
Location: Romania
Posts: 148,618
Stefan Mileschin Freshly Registered
Default Intel’s EMIB Now Between Two High TDP Die: The New Stratix 10 GX 10M FPGA

The best thing about manufacturing Field Programmable Gate Arrays (FPGAs) is that you can make the silicon very big. The nature of the repeatable unit design can absorb issues with a process technology, and as a result we often see FPGAs be the largest silicon dies that enter the market for a given manufacturing process. When you get to the limit of how big you can make a piece of silicon (known as the reticle limit), the only way to get bigger is to connect that silicon together. Today Intel is announcing its latest ‘large’ FPGA, and it comes with a pretty big milestone with its connectivity technology.

https://www.anandtech.com/show/15060...10-gx-10m-fpga
Stefan Mileschin is offline   Reply With Quote
Reply


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx introduces world’s biggest FPGA Stefan Mileschin WebNews 0 30th August 2019 10:09
Intel Acquires Omnitek: FPGA Video Acceleration and Inferencing Stefan Mileschin WebNews 0 17th April 2019 07:39
Xilinx Announces Project Everest: The 7nm FPGA SoC Hybrid Stefan Mileschin WebNews 0 23rd March 2018 11:11
Intel Launches Stratix 10 TX Stefan Mileschin WebNews 0 27th February 2018 19:49
Intel ships Stratix 10 MX FPGA Stefan Mileschin WebNews 0 21st December 2017 19:18
Altera launches Stratix 10 FPGAs with HBM2 in tow Stefan Mileschin WebNews 0 11th October 2016 05:58
No Frame Buffer for FPGA VGA Graphics Stefan Mileschin WebNews 0 20th June 2016 10:59
A FPGA Controlled Reflow Oven Stefan Mileschin WebNews 0 1st January 2014 09:08
Altera and Micron Lead Industry with FPGA & Hybrid Memory Cube Stefan Mileschin WebNews 0 5th September 2013 08:26
Driving a PSP screen with an FPGA Stefan Mileschin WebNews 0 19th June 2012 08:49

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off


All times are GMT +1. The time now is 15:56.


Powered by vBulletin® - Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Content Relevant URLs by vBSEO