Intel moves into high RISC

Stefan Mileschin · 11th October 2021, 06:46

Developed a soft IP microcontroller core

Intel has developed a soft IP microcontroller core for its FPGAs using the RISV-V instruction set

The Nios V processor is the next generation of a soft processor for Intel’s Cycline, Stratix and Aria FPGAs based on the open-source RISC-V Instruction Set Architecture. This processor is available in the Intel Quartus Prime Pro Edition Software, starting with version 21.3. This follows the 32bit Nios II, launched over a decade ago by Altera in Quartus 8.

For those who came in late, the Nios V is based on RISC-V: RV32IA architecture designed for performance, with atomic extensions, a 5-stage pipeline, and AXI4 interfaces.

The first version is the Nios V/m microcontroller. This has a benchmark performance of 0.46 DMIPS/MHz and 16 CoreMarks, making it about half the performance of an ARM M0+ core but comparable to other RV32 implementations. However, the benchmarking is less relevant as instruction extensions can be added in the FPGA fabric to boost performance for specific applications.

Intel is working on a general-purpose application class processor called the Nios V/g to run operating systems like Linux, presumably with a memory management unit.

https://fudzilla.com/news/53661-inte...into-high-risc

11th October 2021, 06:46	#1
Stefan Mileschin [M] Reviewer Join Date: May 2010 Location: Romania Posts: 149,135	Intel moves into high RISC Developed a soft IP microcontroller core Intel has developed a soft IP microcontroller core for its FPGAs using the RISV-V instruction set The Nios V processor is the next generation of a soft processor for Intel’s Cycline, Stratix and Aria FPGAs based on the open-source RISC-V Instruction Set Architecture. This processor is available in the Intel Quartus Prime Pro Edition Software, starting with version 21.3. This follows the 32bit Nios II, launched over a decade ago by Altera in Quartus 8. For those who came in late, the Nios V is based on RISC-V: RV32IA architecture designed for performance, with atomic extensions, a 5-stage pipeline, and AXI4 interfaces. The first version is the Nios V/m microcontroller. This has a benchmark performance of 0.46 DMIPS/MHz and 16 CoreMarks, making it about half the performance of an ARM M0+ core but comparable to other RV32 implementations. However, the benchmarking is less relevant as instruction extensions can be added in the FPGA fabric to boost performance for specific applications. Intel is working on a general-purpose application class processor called the Nios V/g to run operating systems like Linux, presumably with a memory management unit. https://fudzilla.com/news/53661-inte...into-high-risc

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Apple about to invent RISC-V	Stefan Mileschin	WebNews	0	7th September 2021 07:02
SiFive shows there is life in RISC-V	Stefan Mileschin	WebNews	0	2nd November 2020 12:40
Cloudflare snubs Intel and moves to AMD	Stefan Mileschin	WebNews	0	28th February 2020 08:29
2018 will be the year of the RISC V Linux processors	Stefan Mileschin	WebNews	0	11th October 2017 05:33
RISC-V gets weaponised	Stefan Mileschin	WebNews	0	9th May 2017 05:37
Intel moves to save 2-in-1Ultrabooks	Stefan Mileschin	WebNews	0	31st July 2013 07:25
The design behind RISC OS 4 and 6	Stefan Mileschin	WebNews	0	22nd January 2013 07:28
Intel moves to boost its position in mobile chip market	Stefan Mileschin	WebNews	0	12th December 2012 07:43
Intel Moves Nehalem Launch Forward To September 2008	jmke	WebNews	1	25th July 2008 07:52
Intel Moves 1066MHz Bus Introduction to Fourth Quarter	jmke	WebNews	1	6th August 2004 12:27