| ||Thread Tools|
|17th October 2011, 08:25||#1|
Join Date: May 2010
Why the initial desktop Sandy Bridge-E chips has only six (of eight) cores enabled?
We all know the Sandy Bridge E die has a total of 8 cores and 20 MB L3 cache, in addition to dual QPI links and quad DDR3 memory channels. Since the Xeon E5 workstation and server parts will have all of them, why are the desktop ones left with only six cores and 15 MB L3 cache? Look at the TDP (thermal design power) for an answer...
|Thread||Thread Starter||Forum||Replies||Last Post|
|Sandy Bridge and Fusion - New combo chips from Intel and AMD||Shogun||WebNews||0||20th March 2011 05:29|
|Initial Desktop AMD "Llano" Lineup Will Include Five APUs||jmke||WebNews||0||16th March 2011 09:19|
|New MacBooks With Sandy Bridge Chips Possibly Due on March 11||jmke||WebNews||0||8th February 2011 15:40|
|Ivy Bridge to have 20 percent performance advantage over Sandy Bridge||jmke||WebNews||0||3rd February 2011 15:11|
|The Man Behind 'Sandy Bridge'||jmke||WebNews||0||2nd January 2011 21:14|
|Intel to Ramp Up Sandy Bridge Aggressively on Desktop Market||jmke||WebNews||0||17th June 2010 01:00|
|Sandy Bridge to enable 35W desktop CPUs||jmke||WebNews||0||22nd April 2010 16:32|
|Desktop Sandy Bridge uses socket 1155||jmke||WebNews||0||2nd March 2010 10:27|
|Ivy Bridge and Haswell - The More Cores, Not The Merrier?||jmke||WebNews||6||20th August 2008 23:04|
|AMD To Ditch Initial AM2 2x1MB Cache Desktop CPUs||jmke||WebNews||0||14th June 2006 19:36|