 |  |  |  |  |
Rambus Aims for Terabyte-Per-Second Memory Bandwidth
| |||||||||
|
Rambus Aims for Terabyte-Per-Second Memory Bandwidth
| | |||||||
 |
 |
| | Thread Tools |
26th November 2007, 14:20
| #1 |
| Madshrimp  Join Date: May 2002 Location: 7090/Belgium
Posts: 78,423
 |  Rambus Aims for Terabyte-Per-Second Memory Bandwidth Rather than simply increasing the clock speed of memory to achieve higher output, Rambus looks to boost bandwidth with a 32X data rate. Just as DDR memory technologies doubles transfer on a single, full clock signal cycle, Rambus’ proposed technology is able to data at 32 times the reference clock frequency. With 32X technology, the memory company is targeting a bandwidth of 16Gbps per DQ link with memory running at 500MHz. In contrast, today’s DDR3 at 500MHz achieves a bandwidth of 1Gbps. http://www.dailytech.com/article.aspx?newsid=9771
__________________  |
|  |
|
Similar Threads | ||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| OCZ PC2-6400 ReaperX HPC Enhanced Bandwidth 4GB Memory | Sidney | WebNews | 0 | 5th January 2008 17:34 |
| Memory Bandwidth & Capacities | jmke | WebNews | 1 | 24th October 2005 00:44 |
| Memory Bandwidth vs. Latency Timings | Sidney | WebNews | 1 | 13th September 2005 15:13 |
| Bursting the Athlon 64 Memory bandwidth bubble | jmke | Articles & Howto's | 69 | 1st June 2005 14:57 |
| Memory Bandwidth Shootout - pt.1 | Sidney | WebNews | 0 | 16th March 2005 01:47 |
| Rambus Demonstrated XDIMM Memory System at IDF | jmke | WebNews | 0 | 14th September 2004 09:27 |
| Rambus Targets Graphics Cards with XDR Memory | jmke | WebNews | 0 | 19th July 2004 09:02 |
| Rambus Develops Memory Controller for DDR, DDR2, GDDR, XDR Memory | jmke | WebNews | 0 | 11th May 2004 00:13 |
| OCZ Announces PC-3700 Enhanced Bandwidth DDR Memory | jmke | WebNews | 0 | 21st April 2004 13:09 |
| Memory Bandwidth vs. Latency Timings | jmke | WebNews | 9 | 13th November 2003 13:25 |
| Thread Tools | |
| |
