| ||Thread Tools|
|23rd February 2012, 07:05||#1|
Join Date: May 2010
Ivy Bridge Die Layout Estimated
Hiroshige Goto, contributor for PC Watch that is known for detailed schematics of dies estimated the layout of Ivy Bridge silicon. Ivy Bridge is Intel's brand new multi-core processor silicon built on its new 22 nanometer silicon fabrication process. The four core silicon, which four configurations can be carved, will be built into packages that are pin-compatible with today's Sandy Bridge processors. The die area of Ivy Bridge is 160 mm˛, it has a total transistor count of 1.48 billion, compared to the Sandy Bridge silicon, which has 1.16 billion transistors crammed into a die 216 mm˛ in area, built on the 32 nm process.
Ivy Bridge has essentially the same layout as Sandy Bridge. The central portion of the die has four x86-64 cores with 256 KB dedicated L2 cache each, and a shared 8 MB L3 cache, while either sides of the central portion has the system agent and the graphics core. All components are bound by a ring-bus, that transports tagged data between the four CPU cores, the graphics core, the L3 cache, and the system agent, which has interfaces for the dual-channel DDR3 integrated memory controller, the PCI-Express controller, and the DMI chipset bus.
|Thread||Thread Starter||Forum||Replies||Last Post|
|Ivy Bridge Early Sneak Performance Peek: Any Faster Than Sandy Bridge?||Stefan Mileschin||WebNews||0||28th November 2011 08:04|
|Ivy Bridge Quad-Core to Have 77W TDP, Intel Plans for LGA1155 Ivy Bridge Entry||Stefan Mileschin||WebNews||0||19th October 2011 06:17|
|Gigabyte Z68X-UD5-B3 - Layout and Design||jmke||WebNews||0||12th August 2011 09:35|
|Our annual data consumption estimated at 9.57 zettabytes||jmke||WebNews||0||8th April 2011 14:58|
|Dual Geforce GTS 250 Card Estimated Performance?||jmke||WebNews||0||26th January 2010 15:54|
|[M] mainpage layout||jmke||Site & Forum Feedback - Folding@Home||6||12th August 2004 23:20|