| ||Thread Tools|
|27th November 2005, 18:12||#1|
Join Date: May 2002
Intelís Xeon Chips Set to Acquire 1333MHz Bus
After using 800MHz processor system bus (PSB) for years, Intel Corp. is now expected to release chips for servers that feature busses clocked at 1066MHz and 1333MHz next year, the company revealed recently. Higher speed busses will be available on processors that use Intelís next-generation micro-architecture, it indicated.
Jason Waxman, director of server platforms group at Intel Corp., recently announced that the companyís code-named Woodcrest processor, which is a successor of Intelís Xeon DP chip produced using 65nm code-named Dempsey, will have 1333MHz processor system bus and core-logic to support the chip will be able to handle two of such busses. Such technology is called dual independent bus (DIB) and is also to be supported on Intelís code-named Blackford chipset that will be able to work with two dual-core Dempsey processors using independent PSBs.
Intelís code-named Woodcrest dual-core processors are slated to be shipped in the second half of 2006, according to Intelís roadmap.
Given that Intelís server processors typically utilize technologies that are also used on desktops or were previously used on desktops, it is highly likely that Intelís forthcoming desktop chips that are to be available in 2006 will support 1333MHz Quad Pumped Bus. With higher speed busses Intel's server processors are likely to offer much higher performance levels compared to what is available now, which will add pressure on rival Advanced Micro Devices.
Earlier this year Intel confirmed that processors code-named Merom, Conroe and Woodcrest would not be based on the NetBurst architecture that powers current Intel Pentium 4 and Intel Xeon chips. Besides new architecture, which is expected to feature shorter pipeline and high performance per clock, the chips will also sport capabilities like virtualization capabilities, LaGrande technology, 64-bit capability in addition to EDB, EIST and iAMT2.
The code-named Merom processor will feature 14-stages pipeline, down from 31 or more stages found in current Intel Pentium (Prescott) designs, 4-issue out-of-order execution engine as well as improved performance of the floating-point unit (FPU). This greatly showcases the substantial difference from the current NetBurst chips that have very deep pipeline and cannot boast with really high-performance FPUs. Furthermore, 14-stages pipeline is deeper compared to AMD Athlon 64ís 12-stages pipeline, which, on the one hand, allows slightly higher clock-speeds compared to the AMD64 architecture, but, on the other hand, may mean a bit lower efficiency.
|Thread||Thread Starter||Forum||Replies||Last Post|
|Single-Core Chips Fading Away: Over 50% of Intelís Chips Are Multi-Core||jmke||WebNews||0||22nd February 2007 16:07|
|Intelís Quad-Core Chips Set to Be More Affordable||jmke||WebNews||2||5th January 2007 16:46|
|Intel Core 2 Duo 3.0GHz with 1333MHz Bus Incoming||jmke||WebNews||0||18th October 2006 08:34|
|Intel Set to Boost Performance of Celeron D Chips||jmke||WebNews||0||16th May 2006 00:24|
|Intel Sossaman Ė Slower Than Current Xeon Chips, Shows Supermicro.||jmke||WebNews||0||13th December 2005 18:20|
|Intelís Xeon, Itanium Processors to Integrate Memory Controllers.||jmke||WebNews||3||18th June 2005 14:15|
|Intelís Desktop Dual-Core Chips to be Clocked at 3.20GHz,||jmke||WebNews||0||24th October 2004 19:55|
|AMD Keeps Up Pumping Chips' Speed, Amid Intelís Resignation||jmke||WebNews||0||18th October 2004 08:51|
|MS Windows XP 64-bit Edition Does not Run on Intelís 64-bit Chips||jmke||WebNews||2||14th July 2004 16:37|
|Intel Preps 1066MHz Processor System Bus for Xeon Chips?||jmke||WebNews||0||26th May 2004 00:09|