AMD attacks DDR2 latency problems
 

The answer is simple in theory. Add another level of cache, go for a big one and you’re home free. In fact, by creating a larger L3 cache, AMD will have the opportunity to reduce the size of L2 cache and save die space. 64+64 L1, 512KB or 1MB L2 and 2-4MB of L3 are the first things that comes to mind. The cache would of course, keep all two or four cores happy and keep the data flowing.