| ||Thread Tools|
|31st October 2012, 07:42||#1|
Join Date: May 2010
Cadence Announces Tapeout of 14 nm Test-Chip
Cadence Design Systems, Inc., a leader in global electronic design innovation, announced today the tapeout of a 14-nanometer test-chip featuring an ARM Cortex-M0 processor implemented using IBM's FinFET process technology. The successful tapeout is the result of close collaboration between the three technology leaders as they teamed to build an ecosystem to address the new challenges from design through manufacturing inherent in a 14-nanometer FinFET-based design flow.
The 14-nanometer ecosystem and chip are significant milestones of a multi-year agreement between ARM, Cadence and IBM to develop systems-on-chip (SoCs) at the advanced process nodes of 14 nanometers and beyond. SoCs designed at 14 nanometers with FinFET technology offer the promise of a significant reduction in power consumption.
|Thread||Thread Starter||Forum||Replies||Last Post|
|HighPoint Announces RocketRAID 4500 RAID-on-Chip HBA||Stefan Mileschin||WebNews||0||22nd October 2012 10:33|
|Cadence Josh Chadwick Watch Review @ NikKTech||Stefan Mileschin||WebNews||0||30th July 2012 10:37|
|Biwin Announces e-MMC SSD-on-a-Chip for Embedded Computing Applications||Stefan Mileschin||WebNews||0||18th April 2012 07:54|
|USB 3.0 to be used as chip to chip interconnect||Stefan Mileschin||WebNews||0||21st November 2011 08:35|
|Cadence 4-Bit Binary Watch @ TestFreaks||Stefan Mileschin||WebNews||0||27th October 2011 07:52|
|AMD Announces "FireStream" Chip||Sidney||WebNews||1||11th November 2007 05:09|
|Big Chip Instead||XR750||Hardware Overclocking and Case Modding||1||9th April 2005 20:18|
|ATI bridge chip on way, it seems||jmke||WebNews||0||4th October 2004 10:39|
|Chip-Con is no more!||jmke||WebNews||2||24th September 2003 01:07|